Attention

• Our last class will be on Dec. 4.

• I will give a final exam review on Nov. 29.

• Failure to appear for the final exam will result in a grade of "F" in the course.

Memory Hierarchy: Set Associative Cache

Dr. Tao Xie

These slides are adapted from notes by Dr. David Patterson (UCB)

Fundamental Questions

- Q1: Where can a block be placed in the upper level? (*Block placement*)
- Q2: How is a block found if it is in the upper level? (*Block identification*)
- Q3: Which block should be replaced on a miss? (*Block replacement*)
- Q4: What happens on a write? (Write strategy)

Q1: Block Placement

- Where can block be placed in cache?
 - In <u>one</u> predetermined place <u>direct-mapped</u>
 - Use fragment of address to calculate block location in cache
 - Compare cache block with tag to test if block present
 - <u>Anywhere</u> in cache <u>fully associative</u>
 - Compare tag to every block in cache
 - In a limited set of places set-associative
 - Use address fragment to calculate <u>set</u> (like directmapped)
 - Place in <u>any</u> block in the set
 - Compare tag to every block in set
 - Hybrid of direct mapped and fully associative

Direct Mapped Block Placement



address maps to <u>block:</u> location = (block address MOD # blocks in cache)

00	04	08	0C	10	14	18	1C	20	24	28	2C	30	34	38	3C	40	44	48	4C
----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----

Memory

• DM cache contains 4 1-word blocks. Find the # Misses for each cache given this sequence of memory block accesses: 0, 8, 0, 6, 8

DM Memory Access 1: Mapping: $0 \mod 4 = 0$

Mem Block	DM Hit/Miss		
0		Block 0	
		Block 1	
		Block 2	
		Block 3	

DM cache contains 4 1-word blocks. Find the # Misses for each cache given this sequence of memory block accesses: 0, 8, 0, 6, 8

DM Memory Access 1: Mapping: $0 \mod 4 = 0$

Mem Block	DM Hit/Miss	Block 0	Mem[0]
0	miss	Block 1	
		Block 2	
		$\begin{array}{c} \text{DIOCK } 2 \\ \text{D1} 1 2 \end{array}$	
		Block 3	

Set 0 is empty: write Mem[0]

• DM cache contains 4 1-word blocks. Find the # Misses for each cache given this sequence of memory block accesses: 0, 8, 0, 6, 8

DM Memory Access 2: Mapping: $8 \mod 4 = 0$

Mem Block	DM Hit/Miss	Block 0	Mem[0]
0	miss	Block 1	
8		Block 2	
		Block 3	
		_	

• DM cache contains 4 1-word blocks. Find the # Misses for each cache given this sequence of memory block accesses: 0, 8, 0, 6, 8

DM Memory Access 2: Mapping: $8 \mod 4 = 0$

Mem Block	DM Hit/Miss	Block 0
0	miss	Block 1
8	miss	
		BIOCK 2
		Block 3
		Set 0 contain

Mem[8]

Set 0 contains Mem[0]. Overwrite with Mem[8]

• DM cache contains 4 1-word blocks. Find the # Misses for each cache given this sequence of memory block accesses: 0, 8, 0, 6, 8

DM Memory Access 3: Mapping: $0 \mod 4 = 0$

Mem Block	DM Hit/Miss
0	miss
8	miss
0	

DIOCK U	
Block 1	
Block 2	
Block 3	

 $D1_{0}$



• DM cache contains 4 1-word blocks. Find the # Misses for each cache given this sequence of memory block accesses: 0, 8, 0, 6, 8

DM Memory Access 3: Mapping: $0 \mod 4 = 0$

Mem Block	DM Hit/Miss
0	miss
8	miss
0	miss

Block 0	Mem[0]
Block 1	
Block 2	
Block 3	

Set 0 contains Mem[8]. Overwrite with Mem[0]

• DM cache contains 4 1-word blocks. Find the # Misses for each cache given this sequence of memory block accesses: 0, 8, 0, 6, 8

DM Memory Access 4: Mapping: $6 \mod 4 = 2$

Mem Block	DM Hit/Miss	Block 0	Mem[0]
0	miss	Block 1	
8	miss		
0	miss	Block 2	
6		Block 3	

• DM cache contains 4 1-word blocks. Find the # Misses for each cache given this sequence of memory block accesses: 0, 8, 0, 6, 8

DM Memory Access 4: Mapping: $6 \mod 4 = 2$

Mem Block	DM Hit/Miss	Block 0
0	miss	Block 1
8	miss	
0	miss	Block 2
6	miss	Block 3
		Sat

lock 0	Mem[0]
lock 1	
lock 2	Mem[6]
lock 3	

Set 2 empty. Write Mem[6]

• DM cache contains 4 1-word blocks. Find the # Misses for each cache given this sequence of memory block accesses: 0, 8, 0, 6, 8

DM Memory Access 5: Mapping: $8 \mod 4 = 0$

Mem Block	DM Hit/Miss	\mathbf{B}
0	miss	B
8	miss	
0	miss	B
6	miss	B
8		

Block 0	
Block 1	
Block 2	
Block 3	

Mem[0]
Mem[6]

• DM cache contains 4 1-word blocks. Find the # Misses for each cache given this sequence of memory block accesses: 0, 8, 0, 6, 8

DM Memory Access 5: Mapping: $8 \mod 4 = 0$

Mem Block	DM Hit/Miss	Block 0	Mem[8]
0	miss	Block 1	
8	miss		
0	miss	Block 2	Mem[6]
6	miss	Block 3	
8	miss		

Set 0 contains Mem[0]. Overwrite with Mem[8]

Direct-Mapped Cache with n one-word blocks

- Pros: find data fast
- Con: What if access 00001 and 10001 repeatedly?
- → We always miss... Cache



Fully Associative Block Placement



arbitrary block mapping location = *any*

00	04	08	0C	10	14	18	1C	20	24	28	2C	30	34	38	3C	40	44	48	4C
----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----

Memory

 Fully-Associative cache contains 4 1-word blocks. Find the # Misses for each cache given this sequence of memory block accesses: 0, 8, 0, 6, 8

FA Memory Access 1:

Mem Block	DM Hit/Miss	ß
0		t
		0
		1
		-



FA Block Replacement Rule: replace least recently used block in set

 Fully-Associative cache contains 4 1-word blocks. Find the # Misses for each cache given this sequence of memory block accesses: 0, 8, 0, 6, 8

FA Memory Access 1:

Mem Block	DM Hit/Miss	Se	Mem			
0	miss	t	[0]			
		0				
			Set 0 is em	pty: write N	fem[0] to B	lock 0

 Fully-Associative cache contains 4 1-word blocks. Find the # Misses for each cache given this sequence of memory block accesses: 0, 8, 0, 6, 8

FA Memory Access 2:

Mem Block 0	DM Hit/Miss miss	Se t	Mem [0]		
8		0			

• Fully-Associative cache contains 4 1-word blocks. Find the # Misses for each cache given this sequence of memory block accesses: 0, 8, 0, 6, 8

FA Memory Access 2:

Mem Block	DM Hit/Miss	Se	Mem	Mem		
0	miss	t	[0]	[8]		
8	miss	0				
		- B1	ocks 1-3 are	e LRU: write	e Mem[8] to	Block 1

 Fully-Associative cache contains 4 1-word blocks. Find the # Misses for each cache given this sequence of memory block accesses: 0, 8, 0, 6, 8

FA Memory Access 3:

Mem Block	DM Hit/Miss	Se	Mem	Mem	
0	miss	t	[0]	[8]	
8	miss	0			
0					

 Fully-Associative cache contains 4 1-word blocks. Find the # Misses for each cache given this sequence of memory block accesses: 0, 8, 0, 6, 8

FA Memory Access 3:

Mem Block	DM Hit/Miss	Se	Mem	Mem	
0	miss	t	[0]	[8]	
8	miss	0			
0	hit				

Block 0 contains Mem[0]

• Fully-Associative cache contains 4 1-word blocks. Find the # Misses for each cache given this sequence of memory block accesses: 0, 8, 0, 6, 8

FA Memory Access 4:

Mem Block	DM Hit/Miss	Se	Mem	Mem	
0	miss	t	[0]	[8]	
8	miss	0			
0	hit				
6					

 Fully-Associative cache contains 4 1-word blocks. Find the # Misses for each cache given this sequence of memory block accesses: 0, 8, 0, 6, 8

FA Memory Access 4:

DM Hit/Miss	ß
miss	
miss](
hit	
miss	
	DM Hit/Miss miss miss hit miss

e	Mem	Mem	Mem	
	[0]	[8]	[6]	
)				

Blocks 2-3 are LRU : write Mem[6] to Block 2

• Fully-Associative cache contains 4 1-word blocks. Find the # Misses for each cache given this sequence of memory block accesses: 0, 8, 0, 6, 8

FA Memory Access 5:

Mem Block	DM Hit/Miss	Se	Mem	Mem	Mem	
0	miss	t	[0]	[8]	[6]	
8	miss	0				
0	hit					
6	miss					
8						

• Fully-Associative cache contains 4 1-word blocks. Find the # Misses for each cache given this sequence of memory block accesses: 0, 8, 0, 6, 8

FA Memory Access 5:

Mem Block	DM Hit/Miss	Se	Mem	Mem	Mem	
0	miss	t	[0]	[8]	[6]	
8	miss	0				
0	hit					
6	miss					
8	hit		Block	1 contains	Mem[8]	



Set-Associative Block Placement

Cache



address maps to <u>set</u>: location = (block address MOD # <u>sets</u> in cache) (arbitrary location in set)

00	04	08	0C	10	14	18	1C	20	24	28	2C	30	34	38	3C	40	44	48	4C
----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----

Memory

Set-Associative Cache Basics

n/m sets, m blocks (m-way): blocks are mapped from memory location to a specific set in cache

0...0000 Mem block 0 Mapping: Mem Address % n/m. If n/m is 0...0001 0...0010 a power of 2, log2(n/m) = #low-order bits0...0011 of memory address = cache set index 0...0100 0...0101 0...0110 Block 0 Block 1 Set 0...0111 00 Example: 4 set, 0...1000 Mem block 8 Set 01 2-way SA cache 0...1001 Set (ADD mod 4) 10 0...1010 Set 0...1011 11 0...1100

0...1101

0...1110

0...11111

30

SA Memory Access 1: Mapping: $0 \mod 2 = 0$

Mem Block	DM Hit/Miss	Set 0
0		Set 1
		SA Block Replacement Rule: replace least recently used block in set

• 2-way Set-Associative cache contains 2 sets, 2 one-word blocks each. Find the # Misses for each cache given this sequence of memory block accesses: 0, 8, 0, 6, 8

SA Memory Access 1: Mapping: $0 \mod 2 = 0$

Mem Block	DM Hit/Miss	Set 0	Mem [0]	
0	miss	Set 1		
		-		
		-		
		Set 0	is empty: write Mer	n[0] to Block 0

SA Memory Access 2: Mapping: $8 \mod 2 = 0$

DM Hit/Miss	Set 0	Mem[0]	
miss	Set 1		
	DM Hit/Miss miss	DM Hit/MissSet 0missSet 1	DM Hit/MissSet 0Mem[0]missSet 1

SA Memory Access 2: Mapping: $8 \mod 2 = 0$

Mem Block	DM Hit/Miss	Set 0	Mem[0]	Mem[8]
0	miss	Set 1		
8	miss			
		Set	Block 1 is I RU.	vrite Mem[8]
			0, DIOCK I IS LICO. (

SA Memory Access 3: Mapping: $0 \mod 2 = 0$

Mem Block	DM Hit/Miss	Set 0	Mem[0]	Mem[8]
0	miss	Set 1		
8	miss			
0				
		-		

SA Memory Access 3: Mapping: $0 \mod 2 = 0$

Mem Block	DM Hit/Miss	Set 0	Mem[0]	Mem[8]
0	miss	Set 1		
8	miss			
0	hit			
		Se	t 0, Block 0 contain	s Mem[0]

SA Memory Access 4: Mapping: $6 \mod 2 = 0$

Mem Block	DM Hit/Miss	Set 0	Mem[0]	Mem[8]
0	miss	Set 1		
8	miss			
0	hit			
6				

SA Memory Access 4: Mapping: $6 \mod 2 = 0$

Mem Block	DM Hit/Miss	Set 0	Mem[0]	Mem[6]
0	miss	Set 1		
8	miss			
0	hit			
6	miss	Set 0, B	lock 1 is LRU: over	write with Mem[6]

SA Memory Access 5: Mapping: $8 \mod 2 = 0$

Mem Block	DM Hit/Miss	Set 0	Mem[0]	Mem[6]
0	miss	Set 1		
8	miss			
0	hit			
6	miss			
8				

SA Memory Access 5: Mapping: $8 \mod 2 = 0$

Mem Block	DM Hit/Miss	Set 0	Mem[8]	Mem[6]
0	miss	Set 1		
8	miss			
0	hit			
6	miss	Set 0, E	Block 0 is LRU: over	rwrite with Mem[8]
8	miss			

Set-Associative Cache Basics

n/m sets, m blocks (m-way): blocks are mapped from memory location to a specific set in cache

0...0000 Mem block 0 Mapping: Mem Address % n/m. If n/m is 0...0001 0...0010 a power of 2, log2(n/m) = #low-order bits0...0011 of memory address = cache set index 0...0100 0...0101 Example: 4 set, 2-way SA cache (X mod 4) 0...0110 0...0111 PRO: Block 0 Block 1 Set 0...1000 Mem block 8 00 Easier to find but won't Set 0...1001 01 always overwrite 0...1010 Set 10 0...1011 CON: Set 0...1100 11 Must search set for 0...1101 41 0...1110 hit/miss 0...1111

Associativity Considerations

- DM and FA are special cases of SA cache
 - Set-Associative: n/m sets; m blocks/set
 - Direct-Mapped: m=1
 - Fully-Associative: m=n
- Advantage of Associativity: as associativity increases, miss rate decreases (because more blocks per set that we're less likely to overwrite)
- Disadvantage of Associativity: as associativity increases, hit time increases (because we have to search more blocks more HW required)
- Block Replacement: LRU or random. Random is easier to implement and often not much worse

Q2: Block Identification

- Every cache block has an address tag that identifies its location in memory
- Hit when tag and address of desired word match (comparison by hardware)
- Q: What happens when a cache block is empty?
 A: Mark this condition with a <u>valid bit</u>

Valid	Tag	Data
1	0x 00001C0	0x ff083c2d

Q2: Block Identification

• Tag on each block

No need to check index or block offset

• Increasing associativity shrinks index, expands tag

Block Addres	Block	
Tag	Index	Offset

Fully Associative: No index Direct Mapped: Large index

An address is divided into two parts. The block address can be further divided into the tag field and the index field. The block offset field selects the desired data from the block, the index field selects the set, and the tag field is compared against it for a hit.⁴⁴

Direct-Mapped Cache Design

