

Instruction-level parallelism: Scoreboard

Dr. Tao Xie

These slides are adapted from notes by Dr. David Patterson (UCB) and Dr. Xiao Qin (Auburn).

HW Scheme: Dynamic Scheduling

- **Static Scheduling**

Compiler techniques for scheduling

- separate dependent instructions
- minimize the number of hazard and stalls

e.g.: static branch prediction

- **Dynamic Scheduling**

1. Uses hardware to rearrange instructions to reduce stalls
2. Works when can't know real dependence at compile time
3. Compiler simpler
4. Code for one pipeline runs well on another pipeline

The Key idea of Dynamic Scheduling

- Key Idea: **Allow instructions behind stall to proceed.** => Instructions executing in parallel. There are multiple execution units, so use them.

DIVD **F0**, F2, F4

ADDD stalls. Will SUBD stall?

ADDD F10, **F0**, F8

Even though ADDD stalls, the SUBD has no dependencies

SUBD F12, F8, F14

and can run.

- Enables out-of-order execution => out-of-order completion

Dynamic pipeline scheduling overcomes the limitations of in-order pipelined execution by allowing out-of-order instruction execution.


Dynamic Scheduling with a Scoreboard

- The scoreboard is a centralized hardware mechanism
 - In order to execute an instruction as soon as its **operands are available** and **no hazard** conditions prevent it.
- It dynamically constructs the dependency graph by hardware for a window of instructions as they are issued in program order.
- A scoreboard is a “**data structure**” that provides the information necessary for all pieces of the processor to work together.

The Key idea of Scoreboards

- Out-of-order execution divides ID stage:
 1. **Issue**—decode instructions, ? check for **structural hazards**
 2. **Read operands**—? wait until no **data hazards**, then read operands
- Scoreboards allow instruction to execute whenever 1 & 2 hold, not waiting for prior instructions.
- We will use **In order issue, out of order execution**, out of order commit (also called completion)
- First used in CDC6600 in 1963. Our example modified here for MIPS.
- CDC had 4 FP units, 5 memory reference units, 7 integer units.
- MIPS has 2 FP multipliers, 1 FP adder, 1 FP divider, 1 integer unit.

Typical Scoreboard Structure



2 FP multipliers, 1 FP adder, 1 FP divider, 1 integer unit

Using A Scoreboard: 4 stages

1. Issue —decode instructions & check for structural & WAW hazards (ID1)

Always
done in
program
order

If a functional unit for the instruction is free (*no structural hazards*) and no other active instruction has the same destination register (*no WAW*), the scoreboard issues the instruction to the functional unit and updates its internal data structure.

If a structural or WAW hazard exists, then the instruction issue stalls, and no further instructions will issue until these hazards are cleared.

2. Read operands —wait until no data hazards, then read operands (ID2)

Can be
done
out of
program
order

A source operand is available if no earlier issued active instruction is going to write it, or if the register containing the operand is being written by a currently active functional unit (*no RAW*).

When the source operands are available, the scoreboard tells the functional unit to proceed to read the operands from the registers and begin execution. **The scoreboard resolves RAW hazards dynamically in this step**, and instructions may be sent into execution out of order.

Using A Scoreboard: 4 stages (cont.)

3. Execution — operate on operands (EX)

The functional unit begins execution upon receiving operands. When the result is ready, it notifies the scoreboard that it has completed execution.

4. Write result — finish execution (WB)

Once the scoreboard is aware that the functional unit has completed execution, the scoreboard checks for *WAR* hazards. If none, it writes results. If *WAR*, then it stalls the instruction.

Example:

```
DIVD  F0, F2, F4
ADDD  F10, F0, F8
SUBD  F8, F8, F14
```

Scoreboard would stall SUBD until ADDD reads operands

Using A Scoreboard: 3 parts

1. **Instruction status**—which of 4 steps the instruction is in
2. **Functional unit status**—Indicates the state of the functional unit (FU). 9 fields for each functional unit

Busy—Indicates whether the unit is busy or not

Op—Operation to perform in the unit (e.g., + or −)

Fi—Destination register

Fj, Fk—Source-register numbers

Qj, Qk—Functional units producing source registers
Fj, Fk

Rj, Rk—Flags indicating when Fj, Fk are ready. Set to No after operands are read.

3. **Register result status**—Indicates which functional unit will write each register, if one exists. Blank when no pending instructions will write that register


A Scoreboard Example

The following code is run on the MIPS with a scoreboard given earlier with:

Functional Unit (FU)	# of FUs	EX cycles
Integer	1	1
Floating Point Multiply	2	10
Floating Point add	1	2
Floating point Divide	1	40

L.D F6, 34(R2)
L.D F2, 45(R3)
MUL.D F0, F2, F4
SUB.D F8, F6, F2
DIV.D F10, F0, F6
ADD.D F6, F8, F2

**All functional units
are **not pipelined****
(similar to CDC6600)



Scoreboard Example

Instruction status

Instruction	<i>j</i>	<i>k</i>
LD F6	34+	R2
LD F2	45+	R3
MULT F0	F2	F4
SUBD F8	F6	F2
DIVD F10	F0	F6
ADDD F6	F8	F2

Read *Executi* *Write*
Issue *operanc* *comple* *Result*

--	--	--	--

Functional unit status

<i>Time</i>	<i>Name</i>
	Integer
	Mult1
	Mult2
	Add
	Divide

Busy *Op* *dest* *S1* *S2* *FU for j* *FU for k* *Fj?* *Fk?*
Fi *Fj* *Fk* *Qj* *Qk* *Rj* *Rk*

No								
No								
No								
No								
No								

Register result status

Clock

<i>FU</i>	<i>F0</i>	<i>F2</i>	<i>F4</i>	<i>F6</i>	<i>F8</i>	<i>F10</i>	<i>F12</i>	<i>...</i>	<i>F30</i>

Scoreboard Example Cycle 1

Instruction status

Instruction	<i>j</i>	<i>k</i>
LD F6	34+	R2
LD F2	45+	R3
MULT F0	F2	F4
SUBD F8	F6	F2
DIVD F10	F0	F6
ADDD F6	F8	F2

Functional unit status

Time Name

Integer
Mult1
Mult2
Add
Divide

Issue	Read operand	Execution complete	Write Result
1			

Issue LD #1

Shows in which cycle the operation occurred.

<i>Busy</i>	<i>Op</i>	<i>dest Fi</i>	<i>S1 Fj</i>	<i>S2 Fk</i>	<i>FU for j Qj</i>	<i>FU for k Qk</i>	<i>Fj? Rj</i>	<i>Fk? Rk</i>
Yes	Load	F6		R2				Yes
No								
No								
No								
No								

Register result status

Clock

1

FU

F0	F2	F4	F6	F8	F10	F12	...	F30
Integer								

Scoreboard Example Cycle 2

LD #2 can't issue since ?

integer unit is busy.

MULT can't issue because

we require in-order issue.

Instruction status

Instruction	<i>j</i>	<i>k</i>	Issue	Read operand	Execution complete	Write Result
LD F6	34+	R2	1	2		
LD F2	45+	R3				
MULT F0	F2	F4				
SUBD F8	F6	F2				
DIVD F10	F0	F6				
ADDD F6	F8	F2				

Functional unit status

Time Name

Busy	Op	dest <i>Fi</i>	S1 <i>Fj</i>	S2 <i>Fk</i>	FU for <i>j</i> <i>Qj</i>	FU for <i>k</i> <i>Qk</i>	<i>Fj?</i> <i>Rj</i>	<i>Fk?</i> <i>Rk</i>
Yes	Load	F6		R2				Yes
No								
No								
No								
No								

Register result status

Clock

2

FU

F0	F2	F4	F6	F8	F10	F12	...	F30
Integer								

Scoreboard Example Cycle 3

Instruction status

Instruction	<i>j</i>	<i>k</i>	Issue	Read operand	Execution complet	Write Result
LD	F6	34+	R2	1	2	3
LD	F2	45+	R3			
MULT	F0	F2	F4			
SUBD	F8	F6	F2			
DIVD	F10	F0	F6			
ADDD	F6	F8	F2			

Functional unit status

Time	Name	Busy	Op	dest <i>Fi</i>	S1 <i>Fj</i>	S2 <i>Fk</i>	FU for <i>j</i> <i>Qj</i>	FU for <i>k</i> <i>Qk</i>	<i>Fj?</i> <i>Rj</i>	<i>Fk?</i> <i>Rk</i>
	Integer	Yes	Load	F6		R2				Yes
	Mult1	No								
	Mult2	No								
	Add	No								
	Divide	No								

Register result status

Clock	F0	F2	F4	F6	F8	F10	F12	...	F30
3									
	FU Integer								

Scoreboard Example Cycle 4

Instruction status

Instruction	<i>j</i>	<i>k</i>	Issue	Read operand	Execution complet	Write Result	
LD	F6	34+	R2	1	2	3	4
LD	F2	45+	R3				
MULT	F0	F2	F4				
SUBD	F8	F6	F2				
DIVD	F10	F0	F6				
ADDD	F6	F8	F2				

Functional unit status

Time Name

Busy	Op	dest <i>Fi</i>	S1 <i>Fj</i>	S2 <i>Fk</i>	FU for <i>j</i> <i>Qj</i>	FU for <i>k</i> <i>Qk</i>	<i>Fj?</i> <i>Rj</i>	<i>Fk?</i> <i>Rk</i>
Yes	Load	F6		R2				Yes
No								
No								
No								
No								

Register result status

Clock

4

FU

F0	F2	F4	F6	F8	F10	F12	...	F30
Integer								

Scoreboard Example Cycle 5

Issue LD #2 since integer unit is now free.

Instruction status

Instruction	<i>j</i>	<i>k</i>	Issue	Read operand	Execution complete	Write Result	
LD	F6	34+	R2	1	2	3	4
LD	F2	45+	R3	5			
MULT	F0	F2	F4				
SUBD	F8	F6	F2				
DIVD	F10	F0	F6				
ADDD	F6	F8	F2				

Functional unit status

Time Name

Busy	Op	dest <i>Fi</i>	S1 <i>Fj</i>	S2 <i>Fk</i>	FU for <i>j</i> <i>Qj</i>	FU for <i>k</i> <i>Qk</i>	<i>Fj?</i> <i>Rj</i>	<i>Fk?</i> <i>Rk</i>
Yes	Load	F2		R3				Yes
No								
No								
No								
No								

Register result status

Clock

5

FU

F0	F2	F4	F6	F8	F10	F12	...	F30
	Integer							

Scoreboard Example Cycle 6

Instruction status

Instruction	<i>j</i>	<i>k</i>
LD F6	34+	R2
LD F2	45+	R3
MULT F0	F2	F4
SUBD F8	F6	F2
DIVD F10	F0	F6
ADDD F6	F8	F2

Read *Executic* *Write*
operand *complet* *Result*

1	2	3	4
5	6		
6			

Issue MULT.

Functional unit status

Time Name

	<i>Busy</i>	<i>Op</i>	<i>dest</i> <i>Fi</i>	<i>S1</i> <i>Fj</i>	<i>S2</i> <i>Fk</i>	<i>FU for j</i> <i>Qj</i>	<i>FU for k</i> <i>Qk</i>	<i>Fj?</i> <i>Rj</i>	<i>Fk?</i> <i>Rk</i>
Integer	Yes	Load	F2		R3				Yes
Mult1	Yes	Mult	F0	F2	F4	Integer		No	Yes
Mult2	No								
Add	No								
Divide	No								

Register result status

Clock

6

FU

F0	F2	F4	F6	F8	F10	F12	...	F30
Mult1	Integer							

Scoreboard Example Cycle 7

Instruction status

Instruction	<i>j</i>	<i>k</i>
LD F6 34+ R2		
LD F2 45+ R3		
MULT F0 F2 F4		
SUBD F8 F6 F2		
DIVD F10 F0 F6		
ADDD F6 F8 F2		

Read Executic Write

Issue	operand	complet	Result
1	2	3	4
5	6	7	
6			
7			

Can MULT read its operands?

(F2) because LD #2 hasn't finished.

Functional unit status

Time Name

Busy	Op	dest <i>Fi</i>	S1 <i>Fj</i>	S2 <i>Fk</i>	FU for <i>j</i> <i>Qj</i>	FU for <i>k</i> <i>Qk</i>	<i>Fj?</i> <i>Rj</i>	<i>Fk?</i> <i>Rk</i>
Yes	Load	F2		R3				Yes
Yes	Mult	F0	F2	F4	Integer		No	Yes
No								
Yes	Sub	F8	F6	F2		Integer	Yes	No
No								

Register result status

Clock

7

FU

F0	F2	F4	F6	F8	F10	F12	...	F30
Mult1	Integer			Add				

Scoreboard Example Cycle 8a

DIVD issues.
MULT and SUBD both
waiting for F2.

Instruction status

Instruction	<i>j</i>	<i>k</i>
LD F6	34+	R2
LD F2	45+	R3
MULT F0	F2	F4
SUBD F8	F6	F2
DIVD F10	F0	F6
ADDD F6	F8	F2

Issue	Read operand	Execution complet	Write Result
1	2	3	4
5	6	7	
6			
7			
8			

Functional unit status

Time Name

Busy	Op	dest <i>F_i</i>	<i>S1</i> <i>F_j</i>	<i>S2</i> <i>F_k</i>	<i>FU for j</i> <i>Q_j</i>	<i>FU for k</i> <i>Q_k</i>	<i>F_j</i> ? <i>R_j</i>	<i>F_k</i> ? <i>R_k</i>
Yes	Load	F2		R3				Yes
Yes	Mult	F0	F2	F4	Integer		No	Yes
No								
Yes	Sub	F8	F6	F2		Integer	Yes	No
Yes	Div	F10	F0	F6	Mult1		No	Yes

Register result status

Clock

8

FU

<i>F0</i>	<i>F2</i>	<i>F4</i>	<i>F6</i>	<i>F8</i>	<i>F10</i>	<i>F12</i>	...	<i>F30</i>
Mult1	Integer			Add	Divide			

Scoreboard Example Cycle 8b

LD #2 writes F2.

Instruction status

Instruction	<i>j</i>	<i>k</i>	Issue	Read operand	Execution complet	Write Result
LD	F6	R2	1	2	3	4
LD	F2	R3	5	6	7	8
MULT	F0	F4	6			
SUBD	F8	F2	7			
DIVD	F10	F6	8			
ADDD	F6	F2				

Functional unit status

Time Name

Busy	Op	dest <i>Fi</i>	S1 <i>Fj</i>	S2 <i>Fk</i>	FU for <i>j</i> <i>Qj</i>	FU for <i>k</i> <i>Qk</i>	<i>Fj?</i> <i>Rj</i>	<i>Fk?</i> <i>Rk</i>
No								
Yes	Mult	F0	F2	F4			Yes	Yes
No								
Yes	Sub	F8	F6	F2			Yes	Yes
Yes	Div	F10	F0	F6	Mult1		No	Yes

Register result status

Clock

8

FU

F0	F2	F4	F6	F8	F10	F12	...	F30
Mult1				Add	Divide			

Scoreboard Example Cycle 9

Instruction status

Instruction	<i>j</i>	<i>k</i>
LD F6	34+	R2
LD F2	45+	R3
MULT F0	F2	F4
SUBD F8	F6	F2
DIVD F10	F0	F6
ADDD F6	F8	F2

Issue	Read operand	Executic complet	Write Result
1	2	3	4
5	6	7	8
6	9		
7	9		
8			

Now MULT and SUBD can both read F2.
How can both instructions do this at the same time??

Functional unit status

Time Name

Integer
10 Mult1
Mult2
2 Add
Divide

Busy	Op	dest <i>Fi</i>	S1 <i>Fj</i>	S2 <i>Fk</i>	FU for <i>j</i> <i>Qj</i>	FU for <i>k</i> <i>Qk</i>	<i>Fj?</i> <i>Rj</i>	<i>Fk?</i> <i>Rk</i>
No								
Yes	Mult	F0	F2	F4			Yes	Yes
No								
Yes	Sub	F8	F6	F2			Yes	Yes
Yes	Div	F10	F0	F6	Mult1		No	Yes

Register result status

Clock

9

FU

F0	F2	F4	F6	F8	F10	F12	...	F30
Mult1				Add	Divide			

Scoreboard Example Cycle 11

Instruction status

Instruction	<i>j</i>	<i>k</i>	Issue	Read operand	Execute	Write Result	
LD	F6	34+	R2	1	2	3	4
LD	F2	45+	R3	5	6	7	8
MULT	F0	F2	F4	6	9		
SUBD	F8	F6	F2	7	9	11	
DIVD	F10	F0	F6	8			
ADDD	F6	F8	F2				

ADDD can't start because?

add unit is busy.

Functional unit status

Time Name

Integer
8 Mult1
Mult2
0 Add
Divide

Busy	Op	dest <i>F_i</i>	S1 <i>F_j</i>	S2 <i>F_k</i>	FU for <i>j</i> <i>Q_j</i>	FU for <i>k</i> <i>Q_k</i>	<i>F_j</i> ? <i>R_j</i>	<i>F_k</i> ? <i>R_k</i>
No								
Yes	Mult	F0	F2	F4			Yes	Yes
No								
Yes	Sub	F8	F6	F2			Yes	Yes
Yes	Div	F10	F0	F6	Mult1		No	Yes

Register result status

Clock

11

FU

F0	F2	F4	F6	F8	F10	F12	...	F30
Mult1				Add	Divide			

Scoreboard Example Cycle 12

**SUBD finishes.
DIVD waiting for F0.**

Instruction status

Instruction	<i>j</i>	<i>k</i>	Issue	Read operand	Execution complete	Write Result
LD	F6	34+	R2	1	2	3 4
LD	F2	45+	R3	5	6	7 8
MULT	F0	F2	F4	6	9	
SUBD	F8	F6	F2	7	9	11 12
DIVD	F10	F0	F6	8		
ADDD	F6	F8	F2			

Functional unit status

Time Name

Integer

7 Mult1

Mult2

Add

Divide

Busy	Op	dest <i>Fi</i>	S1 <i>Fj</i>	S2 <i>Fk</i>	FU for <i>j</i> <i>Qj</i>	FU for <i>k</i> <i>Qk</i>	<i>Fj?</i> <i>Rj</i>	<i>Fk?</i> <i>Rk</i>
No								
Yes	Mult	F0	F2	F4			Yes	Yes
No								
No								
Yes	Div	F10	F0	F6	Mult1		No	Yes

Register result status

Clock

12

FU

<i>F0</i>	<i>F2</i>	<i>F4</i>	<i>F6</i>	<i>F8</i>	<i>F10</i>	<i>F12</i>	...	<i>F30</i>
Mult1						Divide		

Scoreboard Example Cycle 13

ADDD issues.

Instruction status

Instruction	<i>j</i>	<i>k</i>	Issue	Read operand	Execution complete	Write Result
LD	F6	34+	R2	1	2	3, 4
LD	F2	45+	R3	5	6	7, 8
MULT	F0	F2	F4	6	9	
SUBD	F8	F6	F2	7	9	11, 12
DIVD	F10	F0	F6	8		
ADDD	F6	F8	F2	13		

Functional unit status

Time Name

Integer
6 Mult1
Mult2
Add
Divide

Busy	Op	dest <i>Fi</i>	S1 <i>Fj</i>	S2 <i>Fk</i>	FU for <i>j</i> <i>Qj</i>	FU for <i>k</i> <i>Qk</i>	<i>Fj?</i> <i>Rj</i>	<i>Fk?</i> <i>Rk</i>
No								
Yes	Mult	F0	F2	F4			Yes	Yes
No								
Yes	Add	F6	F8	F2			Yes	Yes
Yes	Div	F10	F0	F6	Mult1		No	Yes

Register result status

Clock

13

FU

F0	F2	F4	F6	F8	F10	F12	...	F30
Mult1			Add		Divide			

Scoreboard Example Cycle 14

Instruction status

Instruction	<i>j</i>	<i>k</i>	<i>Issue</i>	<i>Read operand</i>	<i>Executic complet</i>	<i>Write Result</i>
LD F6	34+	R2	1	2	3	4
LD F2	45+	R3	5	6	7	8
MULT F0	F2	F4	6	9		
SUBD F8	F6	F2	7	9	11	12
DIVD F10	F0	F6	8			
ADDD F6	F8	F2	13	14		

Functional unit status

Time Name

Integer
5 Mult1
Mult2
2 Add
Divide

<i>Busy</i>	<i>Op</i>	<i>dest Fi</i>	<i>S1 Fj</i>	<i>S2 Fk</i>	<i>FU for j Qj</i>	<i>FU for k Qk</i>	<i>Fj? Rj</i>	<i>Fk? Rk</i>
No								
Yes	Mult	F0	F2	F4			Yes	Yes
No								
Yes	Add	F6	F8	F2			Yes	Yes
Yes	Div	F10	F0	F6	Mult1		No	Yes

Register result status

Clock

14

FU

<i>F0</i>	<i>F2</i>	<i>F4</i>	<i>F6</i>	<i>F8</i>	<i>F10</i>	<i>F12</i>	<i>...</i>	<i>F30</i>
Mult1			Add		Divide			

Scoreboard Example Cycle 15

Instruction status

Instruction	<i>j</i>	<i>k</i>	<i>Issue</i>	<i>Read operand</i>	<i>Execution complet</i>	<i>Write Result</i>
LD F6	34+	R2	1	2	3	4
LD F2	45+	R3	5	6	7	8
MULT F0	F2	F4	6	9		
SUBD F8	F6	F2	7	9	11	12
DIVD F10	F0	F6	8			
ADD F6	F8	F2	13	14		

Functional unit status

Time Name

Integer
4 Mult1
Mult2
1 Add
Divide

<i>Busy</i>	<i>Op</i>	<i>dest Fi</i>	<i>S1 Fj</i>	<i>S2 Fk</i>	<i>FU for j Qj</i>	<i>FU for k Qk</i>	<i>Fj? Rj</i>	<i>Fk? Rk</i>
No								
Yes	Mult	F0	F2	F4			Yes	Yes
No								
Yes	Add	F6	F8	F2			Yes	Yes
Yes	Div	F10	F0	F6	Mult1		No	Yes

Register result status

Clock

15

FU

<i>F0</i>	<i>F2</i>	<i>F4</i>	<i>F6</i>	<i>F8</i>	<i>F10</i>	<i>F12</i>	<i>...</i>	<i>F30</i>
Mult1			Add		Divide			

Scoreboard Example Cycle 16

Instruction status

Instruction	<i>j</i>	<i>k</i>
LD F6	34+	R2
LD F2	45+	R3
MULT F0	F2	F4
SUBD F8	F6	F2
DIVD F10	F0	F6
ADDD F6	F8	F2

Read Executic Write

Issue	operand	complet	Result
1	2	3	4
5	6	7	8
6	9		
7	9	11	12
8			
13	14	16	

Functional unit status

Time Name

Integer
3 Mult1
Mult2
0 Add
Divide

Busy	Op	dest <i>Fi</i>	S1 <i>Fj</i>	S2 <i>Fk</i>	FU for <i>j</i> <i>Qj</i>	FU for <i>k</i> <i>Qk</i>	<i>Fj?</i> <i>Rj</i>	<i>Fk?</i> <i>Rk</i>
No								
Yes	Mult	F0	F2	F4			Yes	Yes
No								
Yes	Add	F6	F8	F2			Yes	Yes
Yes	Div	F10	F0	F6	Mult1		No	Yes

Register result status

Clock

16

FU

F0	F2	F4	F6	F8	F10	F12	...	F30
Mult1			Add		Divide			

Scoreboard Example Cycle 17

Instruction status

Instruction	<i>j</i>	<i>k</i>	Issue	Read operand	Execution complet	Write Result	
LD	F6	34+	R2	1	2	3	4
LD	F2	45+	R3	5	6	7	8
MULT	F0	F2	F4	6	9		
SUBD	F8	F6	F2	7	9	11	12
DIVD	F10	F0	F6	8			
ADDD	F6	F8	F2	13	14	16	

Can ADDD write? Why?

No! Because of DIVD. WAR!

Functional unit status

Time Name

Integer
2 Mult1
Mult2
Add
Divide

Busy	Op	dest <i>Fi</i>	<i>S1</i> <i>Fj</i>	<i>S2</i> <i>Fk</i>	<i>FU for j</i> <i>Qj</i>	<i>FU for k</i> <i>Qk</i>	<i>Fj?</i> <i>Rj</i>	<i>Fk?</i> <i>Rk</i>
No								
Yes	Mult	F0	F2	F4			Yes	Yes
No								
Yes	Add	F6	F8	F2			Yes	Yes
Yes	Div	F10	F0	F6	Mult1		No	Yes

Register result status

Clock

17

FU

<i>F0</i>	<i>F2</i>	<i>F4</i>	<i>F6</i>	<i>F8</i>	<i>F10</i>	<i>F12</i>	...	<i>F30</i>
Mult1			Add		Divide			

Scoreboard Example Cycle 18

Nothing Happens!!

Instruction status

Instruction	<i>j</i>	<i>k</i>	Issue	Read operand	Execute	Write Result
LD F6	34+	R2	1	2	3	4
LD F2	45+	R3	5	6	7	8
MULT F0	F2	F4	6	9		
SUBD F8	F6	F2	7	9	11	12
DIVD F10	F0	F6	8			
ADDD F6	F8	F2	13	14	16	

Functional unit status

Time Name

Busy	Op	dest <i>Fi</i>	S1 <i>Fj</i>	S2 <i>Fk</i>	FU for <i>j</i> <i>Qj</i>	FU for <i>k</i> <i>Qk</i>	<i>Fj?</i> <i>Rj</i>	<i>Fk?</i> <i>Rk</i>
No								
Yes	Mult	F0	F2	F4			Yes	Yes
No								
Yes	Add	F6	F8	F2			Yes	Yes
Yes	Div	F10	F0	F6	Mult1		No	Yes

Register result status

Clock

18

FU

F0	F2	F4	F6	F8	F10	F12	...	F30
Mult1			Add		Divide			

Scoreboard Example Cycle 19

MULT completes execution.

Instruction status

Instruction	<i>j</i>	<i>k</i>	<i>Issue</i>	<i>Read operand</i>	<i>Execution complet</i>	<i>Write Result</i>
LD	F6	34+	R2	1	2	3 4
LD	F2	45+	R3	5	6	7 8
MULT	F0	F2	F4	6	9	19
SUBD	F8	F6	F2	7	9	11 12
DIVD	F10	F0	F6	8		
ADDD	F6	F8	F2	13	14	16

Functional unit status

Time Name

Integer
0 Mult1
Mult2
Add
Divide

<i>Busy</i>	<i>Op</i>	<i>dest Fi</i>	<i>S1 Fj</i>	<i>S2 Fk</i>	<i>FU for j Qj</i>	<i>FU for k Qk</i>	<i>Fj? Rj</i>	<i>Fk? Rk</i>
No								
Yes	Mult	F0	F2	F4			Yes	Yes
No								
Yes	Add	F6	F8	F2			Yes	Yes
Yes	Div	F10	F0	F6	Mult1		No	Yes

Register result status

Clock

19

FU

<i>F0</i>	<i>F2</i>	<i>F4</i>	<i>F6</i>	<i>F8</i>	<i>F10</i>	<i>F12</i>	<i>...</i>	<i>F30</i>
Mult1			Add		Divide			

Scoreboard Example Cycle 20

MULT writes.

Instruction status

Instruction	<i>j</i>	<i>k</i>	Issue	Read operand	Execution complet	Write Result
LD	F6	34+	R2	1	2	3 4
LD	F2	45+	R3	5	6	7 8
MULT	F0	F2	F4	6	9	19 20
SUBD	F8	F6	F2	7	9	11 12
DIVD	F10	F0	F6	8		
ADDD	F6	F8	F2	13	14	16

Functional unit status

Time Name

Busy	Op	dest <i>F_i</i>	S1 <i>F_j</i>	S2 <i>F_k</i>	FU for <i>j</i> <i>Q_j</i>	FU for <i>k</i> <i>Q_k</i>	<i>F_j</i> ? <i>R_j</i>	<i>F_k</i> ? <i>R_k</i>
No								
No								
No								
Yes	Add	F6	F8	F2			Yes	Yes
Yes	Div	F10	F0	F6			Yes	Yes

Register result status

Clock

20

FU

F0	F2	F4	F6	F8	F10	F12	...	F30
			Add		Divide			

Scoreboard Example Cycle 21

DIVD loads operands

Instruction status

Instruction	<i>j</i>	<i>k</i>	Issue	Read operand	Execution complet	Write Result
LD	F6	34+	R2	1	2	3 4
LD	F2	45+	R3	5	6	7 8
MULT	F0	F2	F4	6	9	19 20
SUBD	F8	F6	F2	7	9	11 12
DIVD	F10	F0	F6	8	21	
ADDD	F6	F8	F2	13	14	16

Functional unit status

Time	Name	Busy	Op	dest <i>Fi</i>	<i>S1</i> <i>Fj</i>	<i>S2</i> <i>Fk</i>	<i>FU</i> for <i>j</i> <i>Qj</i>	<i>FU</i> for <i>k</i> <i>Qk</i>	<i>Fj?</i> <i>Rj</i>	<i>Fk?</i> <i>Rk</i>
	Integer	No								
	Mult1	No								
	Mult2	No								
	Add	Yes	Add	F6	F8	F2			Yes	Yes
	Divide	Yes	Div	F10	F0	F6			Yes	Yes

Register result status

Clock	<i>F0</i>	<i>F2</i>	<i>F4</i>	<i>F6</i>	<i>F8</i>	<i>F10</i>	<i>F12</i>	...	<i>F30</i>
21				Add		Divide			

Scoreboard Example Cycle 22

Instruction status

Instruction	<i>j</i>	<i>k</i>	Issue	Read operand	Execution complet	Write Result	
LD	F6	34+	R2	1	2	3	4
LD	F2	45+	R3	5	6	7	8
MULT	F0	F2	F4	6	9	19	20
SUBD	F8	F6	F2	7	9	11	12
DIVD	F10	F0	F6	8	21		
ADDD	F6	F8	F2	13	14	16	22

Now ADDD can write ?

Yes! Since WAR removed.

Functional unit status

Time Name

Integer
Mult1
Mult2
Add
40 Divide

Busy	Op	dest <i>Fi</i>	S1 <i>Fj</i>	S2 <i>Fk</i>	FU for <i>j</i> <i>Qj</i>	FU for <i>k</i> <i>Qk</i>	<i>Fj?</i> <i>Rj</i>	<i>Fk?</i> <i>Rk</i>
No								
No								
No								
No								
Yes	Div	F10	F0	F6			Yes	Yes

Register result status

Clock

22

FU

F0	F2	F4	F6	F8	F10	F12	...	F30
					Divide			

Scoreboard Example Cycle 61

DIVD completes execution

Instruction status

Instruction	<i>j</i>	<i>k</i>	Issue	Read operand	Executic complet	Write Result
LD F6	34+	R2	1	2	3	4
LD F2	45+	R3	5	6	7	8
MULT F0	F2	F4	6	9	19	20
SUBD F8	F6	F2	7	9	11	12
DIVD F10	F0	F6	8	21	61	
ADDD F6	F8	F2	13	14	16	22

Functional unit status

Time	Name	Busy	Op	dest <i>Fi</i>	S1 <i>Fj</i>	S2 <i>Fk</i>	FU for <i>j</i> <i>Qj</i>	FU for <i>k</i> <i>Qk</i>	<i>Fj?</i> <i>Rj</i>	<i>Fk?</i> <i>Rk</i>
	Integer	No								
	Mult1	No								
	Mult2	No								
	Add	No								
0	Divide	Yes	Div	F10	F0	F6			Yes	Yes

Register result status

Clock

61

FU

F0	F2	F4	F6	F8	F10	F12	...	F30
					Divide			

Scoreboard Example Cycle 62

DONE!!

Instruction status

Instruction	<i>j</i>	<i>k</i>	<i>Issue</i>	<i>Read operand</i>	<i>Executic complet</i>	<i>Write Result</i>	
LD	F6	34+	R2	1	2	3	4
LD	F2	45+	R3	5	6	7	8
MULT	F0	F2	F4	6	9	19	20
SUBD	F8	F6	F2	7	9	11	12
DIVD	F10	F0	F6	8	21	61	62
ADDD	F6	F8	F2	13	14	16	22

Functional unit status

Time Name

- Integer
- Mult1
- Mult2
- Add
- 0 Divide

<i>Busy</i>	<i>Op</i>	<i>dest Fi</i>	<i>S1 Fj</i>	<i>S2 Fk</i>	<i>FU for j Qj</i>	<i>FU for k Qk</i>	<i>Fj? Rj</i>	<i>Fk? Rk</i>
No								
No								
No								
No								
No								

Register result status

Clock

62

FU

<i>F0</i>	<i>F2</i>	<i>F4</i>	<i>F6</i>	<i>F8</i>	<i>F10</i>	<i>F12</i>	<i>...</i>	<i>F30</i>

Detailed Scoreboard Pipeline Control

	Instruction status	Wait until	Bookkeeping
Avoid Structural and WAW Hazards	Issue	Not Busy(FU) and not Result(D)	$Busy(FU) \leftarrow \text{yes}; Op(FU) \leftarrow op;$ $Fi(FU) \leftarrow 'D'; Fj(FU) \leftarrow 'S1';$ $Fk(FU) \leftarrow 'S2'; Qj \leftarrow \text{Result}('S1');$ $Qk \leftarrow \text{Result}('S2'); Rj \leftarrow \text{not } Qj;$ $Rk \leftarrow \text{not } Qk; \text{Result}('D') \leftarrow FU;$
Avoid RAW Hazards	Read operands	Rj and Rk	$Rj \leftarrow \text{No}; Rk \leftarrow \text{No}$
	Execution complete	Functional unit done	
Avoid WAR Hazards	Write result	$\forall f((Fj(f) \neq Fi(FU) \text{ or } Rj(f) = \text{No}) \&$ $(Fk(f) \neq Fi(FU) \text{ or } Rk(f) = \text{No}))$	$\forall f(\text{if } Qj(f) = FU \text{ then } Rj(f) \leftarrow \text{Yes});$ $\forall f(\text{if } Qk(f) = FU \text{ then } Rj(f) \leftarrow \text{Yes});$ $\text{Result}(Fi(FU)) \leftarrow 0; Busy(FU) \leftarrow \text{No}$

Limitations of Scoreboard

- The amount of parallelism available among the instructions (chosen from the same basic block)
- The number of score entries (The size of the scoreboard determines the size of the window)
- The number and types of functional units (Structural hazards increase when dynamic scheduling is used)
- The presence of anti-dependence and output dependences lead to WAR and WAW stalls.

Summary

- Techniques to deal with data hazards in instruction pipelines by:
 - Result **forwarding** to reduce or eliminate RAW hazards
 - Hazard detection hardware to **stall the pipeline** during hazards
 - Compiler-based **static scheduling** to separate the dependent instructions minimizing actual hazard-prevention stalls in scheduled code.
 - Uses a hardware-based mechanism to rearrange instruction execution order to reduce stalls dynamically at runtime (**dynamic scheduling**)
 - Better dynamic exploitation of instruction-level parallelism (ILP)
 - We learned scoreboard techniques today
 - We will learn another technique Tomasulo next.