Announcements

- Please read "Error Detection and Correction" sent to you by your grader.
- Lab Assignment #2 deals with Hamming Code.
- Lab Assignment #2 is available now and will be due by 11:59 PM on March 20.
- Homework Assignment #2 is online now and it will be due in class on March 25.


Error Detection And Correction

- The small size of the transistors, combined with cosmic ray effects causes occasional errors in stored information in large, dense RAM chips.
- These errors can be detected and corrected by employing error-detecting and –correcting codes in RAMs.

Parity Bit

- To detect errors in data communication and processing, an additional bit is sometimes added to a binary code word to define its parity.
- A parity bit is the extra bit included to make the total number of 1's in the resulting code word either even or odd.

Parity Bit Example



Characteristics of Parity

• Even parity is more common

 Parity may be used with binary numbers as well as with codes including ASCII

 The parity bit may be placed in any fixed position in the code

Parity Bit Generating and Checking

- An even parity bit is generated at the sending end for all 7-bit ASCII characters
- The 8-bit characters including the parity bits are transmitted to their destination
- The parity of each character is then checked at the receiving end
- If the parity of the received character is not even (assuming even parity is used), at least one bit has changed its value during the transmission

Pros & Cons

- If the number of bits changed is even, the error will not be detected.
- It can only detects one, three, or any odd number of errors in each character.
- Parity does not indicate which bit contained the error, even when it can detect it.
- The data must be discarded entirely, and retransmitted from scratch.
- It uses only a single bit, resulting in the least overhead.

Hamming Codes

- The most common types of error-correcting codes used in RAM are based on the codes devised by R.W. Hamming.
- K parity bits are added to an *n*-bit data word, forming a new word of *n* + *k* bits.
- The bit positions are numbered in sequence from 1 to n + k.
- Those positions numbered with powers of two are reserved for the parity bits.
- The code can be used with words of any length.

Logic and Computer Design Fundamentals PowerPoint® Slides © 2004 Pearson Education, Inc.

(11,7) Hamming Code Example

	P ₁	p ₂	d ₁	p ₃	d ₂	d3	$\mathbf{d_4}$	P ₄	$\mathbf{d_5}$	d ₆	d ₇
Data word (without parity):			0		1	1	0		1	0	1
р ₁	1		0		1		0		1		1
P2		0	0			1	0			0	1
P ₃				0	1	1	0				
P ₄								0	1	0	1
Data word (with parity):	1	0	0	0	1	1	0	0	1	0	1

Calculation of Hamming code parity bits

7-bit data word "0110101" (d - data bits, p - parity bits)

Hamming Code Example (Cont.)

	P ₁	p ₂	d ₁	p ₃	d ₂	d ₃	d_4	P ₄	d ₅	d ₆	d ₇	Parity check	Parity bit
Received data word:	1	0	0	0	1	1	0	0	1	0	0		
р ₁	1		0		1		0		1		0	Fail	1
P2		0	0			1	0			0	0	Fail	1
р ₃				0	1	1	0					Pass	0
P4								0	1	0	0	Fail	1

Checking of parity bits (switched bit highlighted)

- Assume the final bit gets corrupted and turned from 1 to 0
- Flag each parity bit as 1 when the even parity check fails

Hamming Code Example (Cont.)

	P ₄	p ₃	p ₂	P ₁	
Binary	1	0	1	1	
Decimal	8		2	1	Σ = 11

- Evaluate the value of the parity bits.
- The integer value of the parity bits is 11, signifying that the 11th bit in the data word (including parity bits) is wrong and needs to be flipped.

Logic and Computer Design Fundamentals PowerPoint[®] Slides © 2004 Pearson Education, Inc.

Hamming Code Example (Cont.)

 Flipping the 11th bit gives changes 10001100100 back into 10001100101.

• Removing the Hamming codes gives the original data word of 0110101.

How about parity bit error?

As parity bits do not check each other, if a single parity bit check fails and all others succeed, then it is the parity bit in question that is wrong and not any bit it checks.

Hamming codes with additional parity

- The extra parity bit applies to all bits after the Hamming code check bits have been added.
- Then all single-bit, two-bit and three-bit errors can be detected.
- two-bit errors can be distinguished from single-bit and three-bit errors.
- Single-bit errors can be corrected.

Two-bit errors

Two-bit errors can at least be recognized:

- When using correction, if a parity error is detected and the Hamming code indicates that there is an error, this error can be corrected.
- However, if a parity error is not detected but the Hamming code indicates that there is an error, this is assumed to have been due to a two-bit error, which is detected but cannot be corrected.
- Hamming Codes are capable of correcting one error or detecting two errors but not capable of doing both simultaneously.

Hamming Rule

$d + p + 1 < = 2^{p}$

Where d is the number of data bits and p is the number of parity bits

Suitable Code

- From the practical standpoint of communications, a (11,7) code is not a good choice, because it involves non-standard character lengths.
- Designing a suitable code requires that the ratio of parity to data bits and the processing time involved to encode and decode the data stream be minimized.
- A code that efficiently handles 8-bit data items is desirable.

4 Parity Bits

- Can provide error correction for five to eleven data bits.
- A (12,8) code then offers a reasonable compromise in the bit stream .

Why (12,8) code is desirable ?

The code enables data link packets to be constructed easily by permitting one parity byte to serve two data bytes.

Another Example (12,8)

Bit position 1 2 3 4 5 6 7 8 9 10 11 12 P_1 P_2 1 P_4 1 0 0 P_8 0 1 0 0

Assume a 8-bit data word 11000100. We include 4 parity bits with this word and arranged the 12 bits as above. Please compute each parity bit value:

Calculating Parity Bits

- $P_1 = \text{XOR of bits}(3, 5, 7, 9, 11) = 1 \oplus 1 \oplus 0 \oplus 0 \oplus 0 = 0$
- $P_2 = \text{XOR of bits}(3, 6, 7, 10, 11) = 1 \oplus 0 \oplus 0 \oplus 1 \oplus 0 = 0$
- $P_4 = \text{XOR of bits}(5, 6, 7, 12) = 1 \oplus 0 \oplus 0 \oplus 0 = 1$
- $P_8 = \text{XOR of bits}(9, 10, 11, 12) = 0 \oplus 1 \oplus 0 \oplus 0 = 1$

• We're using Even Parity.

The Entire Code

Bit position 1 2 3 4 5 6 7 8 9 10 11 12 0 0 1 1 1 0 0 1 0 1 0 0

The 8-bit data word is written into the memory together with the 4 parity bits as a 12-bit composite word. Substituting the 4 parity bits in their proper positions, we obtain the 12-bit composite word.

Logic and Computer Design Fundamentals PowerPoint[®] Slides © 2004 Pearson Education, Inc.

Checking

- $C_1 = XOR \text{ of bits}(1, 3, 5, 7, 9, 11)$
- $C_2 = XOR \text{ of bits}(2, 3, 6, 7, 10, 11)$

$$C_4 = XOR \text{ of bits}(4, 5, 6, 7, 12)$$

$$C_8 = XOR \text{ of bits}(8, 9, 10, 11, 12)$$

- When the 12 bits are read from memory, they are checked again for errors
- The parity of the word is checked over the same groups of bits, including their parity bits

Logic and Computer Design Fundamentals PowerPoint® Slides © 2004 Pearson Education, Inc.

How to locate the error bit?

$$C = C_8 C_4 C_2 C_1$$

•If C=0, there is no error has occurred.

•If C!=0, the 4-bit binary number formed by the check bits gives the position of the erroneous bit if only a single bit is in error.

Three Cases

Bit position	1 0 1 0	2 0 0 0	3 1 1 1		5 1 1 0	0 0	0 0	1 1	9 0 0 0	$ \begin{array}{c} 10 \\ 1 \\ 1 \\ 1 \end{array} $	11 0 0 0	12 0 0 0	No error Error in bit 1 Error in bit 5
							C ₈	C4	C2	C1			
				No error Error in bit 1 Error in bit 5				0 0 1	0 0 0	0 1 1			

The error can then be corrected by complementing the corresponding bit.

An error can occur in the data or in one of the parity bits.

Logic and Computer Dealgn Fundamentals PowerPoint[®] Slides © 2004 Pearson Education, Inc.

Algorithm for General Hamming

- All bit positions that are powers of two are used as parity bits. (positions 1, 2, 4, 8, 16, 32, 64, etc.)
- All other bit positions are for the data to be encoded. (positions 3, 5, 6, 7, 9, 10, 11, 12, 13, 14, 15, 17, etc.)
- Each parity bit calculates the parity for some of the bits in the code word. The position of the parity bit determines the sequence of bits that it alternately checks and skips.
 - Position 1 (n=1): skip 0 bit (0=n-1), check 1 bit (n), skip 1 bit (n), check 1 bit (n), skip 1 bit (n), etc.
 - Position 2 (n=2): skip 1 bit (1=n-1), check 2 bits (n), skip 2 bits (n), check 2 bits (n), skip 2 bits (n), etc.
 - Position 4 (n=4): skip 3 bits (3=n-1), check 4 bits (n), skip 4 bits (n), check 4 bits (n), skip 4 bits (n), etc.
 - Position 8 (n=8): skip 7 bits (7=n-1), check 8 bits (n), skip 8 bits (n), check 8 bits (n), skip 8 bits (n), etc.
 - Position 16 (n=16): skip 15 bits (15=n-1), check 16 bits (n), skip 16 bits (n), check 16 bits (n), skip 16 bits (n), etc.
 - Position 32 (n=32): skip 31 bits (31=n-1), check 32 bits (n), skip 32 bits (n), check 32 bits (n), skip 32 bits (n), etc.
 - General rule for position *n*: skip *n*-1 bits, check *n* bits, skip *n* bits, check *n* bits...
 - And so on.

Algorithm (Cont.)

 The parity bit at position 2^k checks bits in positions having bit k set in their binary representation.

• For instance, bit 13, i.e. $1101_{(2)}$, is checked by bits $1000_{(2)} = 8,0100_{(2)}=4$ and $0001_{(2)} = 1$.

- By adding another parity bit to the coded word, the Hamming code can be used to correct a single error and detect double errors.
- Appending P₁₃ to the previous 12-bit coded word becomes 001110010100P₁₃, where P₁₃ is evaluated from the XOR of the other 12 bits.

Additional Parity Bit (Cont.)

- This produces 0011100101001 (even parity)
 - If C = 0 and P = 0 No error occurred.
 - If $C \neq 0$ and P = 1 A single error occurred that can be corrected.
 - If $C \neq 0$ and P = 0 A double error occurred that is detected but cannot be corrected.
 - If C = 0 and P = 1 An error occurred in the P_{13} bit.


Note that this scheme will detect more than two erroneous bits in many cases, but is not guaranteed to detect all such errors.

Lab Assignment#2


Goal:

The purpose of this project is to demonstrate the use of Boolean logic and build basic circuits. Note that this lab assignment is group assignment with each group having no more than 2 students.

Lab Assignment2



- Transmission Vectored Bit: A 4-Bit Parity Vector (P1-P4) are interlaced with the 8-bit Data Vector (D1:D8):
- P1 P2 D1 P3 D2 D3 D4 P4 D5 D6 D7 D8
- 1) Create an ECC Generator, at the I/O Controller from the 8-bit Data Vector. The output of the ECC Generator will be the 4-Bit Parity Vector.
- 2) Construct a 12-bit Data Transmission bus to send the binary data and parity bits over to Memory.
- 3) Construct an ECC Detector at Main Memory that corrects for single bit errors. We will use 3 Hex displays, 2 for data and 1 for an error status, for diagnostic purposes:
- . In the event that no error has occurred, your design must display the data transferred using the 2 Hex data displays and a "0" as an error status.
- . For single bit transmission errors, your system must correct the error and display the data along with "C" in the 3rd Hex Display.
- . For multiple bit transmission errors, your design must display "E" in the error status display. Note that only groups with 2 or 3 members are required to complete this part.



© 2004 Pearson Education, Inc.

