

Preview for Midterm Exam One

Chapter 1

- **Conversion between decimal, binary, and or hexadecimal numbers (including fractions)**
- **Arithmetic operations (addition, subtraction, and multiplication for binary and **hexadecimal** numbers)**

Chapter 2

- **Section 2-2 Boolean Algebra**
- **Section 2-3 Standard Forms (minterms, SOP)**
- **Section 2-4 Two-Level Optimization**
- **Section 2-5 Map Manipulation (PI, EPI, Don't-Care Conditions)**
- **Calculate literal cost (L), gate input cost (G and GN)**

Chapter 3

- **NAND Gate Mapping**
- **Rudimentary Logic Functions**
- **Decoder**
- **Encoder**
- **Multiplexier and DeMultiplexier**
- **Design a combinational circuit**

Sample Question1

- **Convert decimal number 369.3125 to binary**

- **101110001.0101**

Sample Question2

- **Convert binary number 10111101.101 to decimal**
- **189.625**

Sample Question3

- **Convert hexadecimal number F3C7.A to binary**

- **1111001111000111.101**

Sample Question4

- **Convert binary number 10111101.101 to hexadecimal**

- **BD.A**

Sample Question5

- Perform following binary multiplication

- **100111*011011**

$$\begin{array}{r} 100111 \\ \times 011011 \\ \hline 100111 \\ 100111 \\ 000000 \\ 100111 \\ 100111 \\ \hline 000000 \\ \hline 10000011101 \end{array}$$

Chapter 2

- **Section 2-2 Boolean Algebra**
- **Section 2-3 Standard Forms (minterms, SOP)**
- **Section 2-4 Two-Level Optimization**
- **Section 2-5 Map Manipulation (PI, EPI, Don't-Care Conditions)**
- **Calculate literal cost (L), gate input cost (G and GN)**

Sample Question7

- Prove the identity of each of the following Boolean equations, using algebraic manipulation

- $Y + X'Z + XY' = X + Y + Z$
$$\begin{aligned} & Y + \bar{X}Z + X\bar{Y} \\ &= Y + X\bar{Y} + \bar{X}Z \\ &= (Y + X)(Y + \bar{Y}) + \bar{X}Z \\ &= Y + X + \bar{X}Z \\ &= Y + (X + \bar{X})(X + Z) \\ &= X + Y + Z \end{aligned}$$

Sample Question 8

- Reduce the following Boolean expressions to the indicated number of literals
- $X'Y' + XYZ + X'Y$ to three literals

$$\begin{aligned}\bar{X}\bar{Y} + XYZ + \bar{X}Y &= \bar{X} + XYZ = (\bar{X} + XY)(\bar{X} + Z) = (\bar{X} + X)(\bar{X} + Y)(\bar{X} + Z) \\ &= (\bar{X} + Y)(\bar{X} + Z) = \bar{X} + YZ\end{aligned}$$

Sample Question9


- Find all the prime implicants for following Boolean functions and determine which are essential.
- $F(A,B,C,D)=\sum_m (1, 3, 4, 5, 9, 10, 11, 12, 13, 14, 15)$

$$\text{Prime} = AB, AC, AD, \overline{BC}, \overline{BD}, \overline{CD}$$

$$\text{Essential} = AC, \overline{BC}, \overline{BD}$$

Sample Question 10

- Optimize the following Boolean functions F together with the don't-care conditions d .
- $F(A,B,C,D) = \sum_m (0, 1, 7, 13, 15)$, $d(A,B,C,D) = \sum_m (2, 6, 8, 9, 10)$



$$F = \overline{B}\overline{C} + BCD + ABD$$

Chapter 3

- **NAND Gate Mapping**
- **Rudimentary Logic Functions**
- **Decoder**
- **Encoder**
- **Multiplexier and DeMultiplexier**
- **Design a combinational circuit**

Mapping to NAND gates

■ Assumptions:


- Gate loading and delay are ignored
- Cell library contains an inverter and n -input NAND gates, $n = 2, 3, \dots$
- An AND, OR, inverter schematic for the circuit is available

■ The mapping is accomplished by:

- Replacing AND and OR symbols,
- Pushing inverters through circuit fan-out points, and
- Canceling inverter pairs


NAND Mapping Algorithm

1. Replace ANDs and ORs:




2. Repeat the following pair of actions until there is at most one inverter between :


- A circuit input or driving NAND gate output, and
- The attached NAND gate inputs.




NAND Mapping Example




(a)



(b)



(c)



(d)

Sample Question 11

Q 3-11 (Page 185)

a)


PS	LS	RS	RR	PL	LL	RL
0	0	0	0	0	0	0
0	0	0	1	0	0	0
0	0	1	0	0	0	1
0	0	1	1	0	0	1
0	1	0	0	0	1	0
0	1	0	1	0	1	0
0	1	1	0	0	0	1
0	1	1	1	0	1	0
1	0	0	0	1	0	0
1	0	0	1	1	0	0
1	0	1	0	1	0	0
1	0	1	1	1	0	0
1	1	0	0	1	0	0
1	1	0	1	1	0	0
1	1	1	0	1	0	0
1	1	1	1	1	0	0

$$PL = PS$$

$$LL = \overline{PS} LS \overline{RS} + \overline{PS} LS RR$$


$$RL = \overline{PS} \overline{LS} RS + \overline{PS} RS \overline{RR}$$

b)




Sample Question12

Design a 4-to-16-line decoder with enable using five 2-to-4-line decoders with enable.



Answer



Sample Question13

Design a circuit that has a 3-bit binary input and a single output (F) specified as follows:

- **F = 0, when the input is less than $(5)_{10}$**
- **F = 1, otherwise**

Step 1 (Specification):

Label the inputs (3 bits) as X, Y, Z

- X is the most significant bit, Z is the least significant bit

The output (1 bit) is F:

- $F = 1 \rightarrow (101)_2, (110)_2, (111)_2$
- $F = 0 \rightarrow$ other inputs

Sample Question 13 (cont.)

Step 2 (Formulation)

Obtain Truth table

X	Y	Z	F
0	0	0	0
0	0	1	0
0	1	0	0
0	1	1	0
1	0	0	0
1	0	1	1
1	1	0	1
1	1	1	1

Boolean Expression:
 $F = XY'Z + XYZ' + XYZ$

Step 3 (Optimization)

$$F = XY'Z + XYZ' + XYZ$$

$$= XZ + XY$$

Circuit Diagram

